Silhouette: Toward Performance-Conscious and Transferable CPU Embeddings

Tarikul Islam Papon Boston University papon@bu.edu Abdul Wasay Intel Labs abdul.wasay@intel.com

Abstract

Learned embeddings are widely used to obtain concise data representation and enable transfer learning between different data sets and tasks. In this paper, we present our approach *Silhouette*, that leverages publicly-available CPU performance data sets to learn CPU performance embeddings. We show how Silhouette enables transfer learning across different types of CPUs and leads to a significant improvement in performance prediction accuracy.

1 Introduction

Widespread Learned Embeddings. Learned embeddings transform high-dimensional data sets into a low-dimensional space while preserving semantic and relational information. For instance, Word2Vec is a natural language embedding that converts words into vectors. The distance between vectors represents how close or far-off the corresponding words are in their meanings. The machine learning community has designed and used such embeddings for diverse data types, including network graphs, images, and chemical molecules [Chen et al., 2018].

Embeddings Enable Transfer Learning. Embeddings provide a concise way of capturing high-level relationships and patterns in data that generalize to other scenarios. In this way, embeddings enable transfer learning between different data sets and tasks. For instance, various approaches often use an embedding trained for image classification on the ImageNet data set to improve accuracy on related tasks for which large data sets might not exist (such as detecting agriculture pests) Huh et al. [2016].

Embeddings and CPU Performance. Prior research has successfully designed embeddings for various machine learning tasks, including hardware-related tasks such as developing and verifying Application-Specific Integrated Circuits (ASICs); however, performance-conscious and transferable learned embeddings do not exist for general-purpose CPUs. This makes it hard to transfer knowledge between different data sets and learning tasks within the CPU-performance regime, such as performance prediction, CPU selection, and CPU ranking. This is crucially problematic because only a limited number of data sets contain large-scale CPU performance profiles, i.e., standardized data with performance across several generations of CPUs.

Silhouette. We present Silhouette, performance-conscious and transferable CPU embedding that converts a CPU specification into a low-dimensional and continuous vector space while capturing the CPU's performance profile. Silhouette is trained on a regression task i.e., to predict normalized performance on the SPEC CPU 2017 performance data set. We show how Silhouette enables transfer learning between data sets of different types and sizes. Crucially, we can use Silhouette to improve accuracy for data sets and tasks with less number of training samples.

Contributions. We make the following contributions:

• We design Silhouette, a novel performance-conscious embedding for CPUs that converts CPU specifications into a continuous vector space while capturing its performance properties.

Machine Learning for Systems Workshop at 37th NeurIPS Conference, 2023, New Orleans, LA, USA.

- We show how we can integrate various publicly-available data sets (Intel's Ark database and SPEC's CPU 2017 benchmark results) to create a rich training data set to train Silhouette. Further, we plan to make this integrated data set available to the research community.
- We show how Silhouette improves CPU performance prediction accuracy through transfer learning across various scenarios: (i) Silhouette provides up to 6× improvement in accuracy when used to predict performance of CPU architectures having small number of training samples and (ii) Silhouette trained on Intel processors improve prediction accuracy on non-Intel processors.

2 Related Work

Hardware Embedding. Embeddings are proposed to enhance various tasks such as neural network compilation and chip design for GPUs and ASICs [Ahn et al., 2022, Lee et al., 2021, Vasudevan et al., 2021]: Glimpse applies principal component analysis to a GPU specification to create an embedding that enables transfer learning between different GPUs for neural compilation [Ahn et al., 2022]. HELP proposes to record the latency of a given GPU on a set of benchmarks and use these latency numbers as the GPUs embedding [Lee et al., 2021]. Finally, Design2Vec introduces a learned embedding to transform the register transfer language (RTL) description of TPUs into a continuous space. This continuous space enables better design exploration [Vasudevan et al., 2021]. Silhouette develops performance-based embeddings for the complex design space of general-purpose CPUs and we show how we can use them for transfer learning across different CPU types.

Performance Prediction Models. Various approaches to predict performance on CPUs utilize both mechanistic models [Chen and Aamodt, 2011, Van den Steen et al., 2015] and empirical machine learning models [Singh et al., 2007, Lopez et al., 2018, Wang et al., 2019]. Closely related to Silhouette are recent efforts to use machine learning models to predict performance on SPEC CPU 2006 performance data set [Lopez et al., 2018, Wang et al., 2019]. In particular, a recent approach trains both linear and neural network regression models and apply them to rank CPU designs for consumers. Silhouette extends these approaches by introducing a performance prediction task. We show how leveraging these embeddings can improve prediction accuracy across all CPUs.

3 Silhouette: Model Design and Training

Input. Silhouette operates by taking the specification of a CPU design C, which contains features that describe different aspects of the CPU (e.g., clock speed, cache sizes, etc.) and outputs a k-dimensional continuous vector $V \in \mathbb{R}$. V is an embedding for the CPU design C.

$$V = S(C)$$

The input to our model C_i is a vector with 19 features of different types – numerical, categorical, and binary. The CPU specification features are microarchitecture, type, L3 cache size, instruction set architecture, memory type, channel count, ecc support, base frequency, turbo frequency, turbo boost technology, total cores, total threads, hyperthreading, tdp and release year. Other feature includes the runtime configuration (enabled cores, thread count, memory size) and the workload¹.

Embedding function. The embedding function takes the form of a fully-connected neural network, with an input of size |C| and output of size |V|. We evaluate different architectures for the embedding function and, and in our experiments, we use a model with 3 hidden layers each of size 100 and the Sigmoid activation function.

Training task. This embedding function S is trained on a regression task. To do so, we attach a predictor sub-network P to the embedding function to create a neural network N(C) = P(S(C)). We train N using the training data set $D = \{X, Y\}$ such that $X = \{C_0...C_{n-1}\}$ and Y is a corresponding vector of targets.

Training data. We train Silhouette on a data set derived by integrating two publicly-available sources of data: SPEC CPU 2017 performance data and Intel Ark. SPEC CPU 2017 is the leading industry benchmark suite to analyze and report CPU performance. It consists of 43 benchmarks that map to

¹Table 2 in Appendix A provides details of the features we use in our model.

diverse workloads ranging from physics to artificial intelligence to molecular biology. SPEC CPU 2017 hosts a data repository with the performance (reported as speed and latency) of various CPU configurations on these benchmarks. The SPEC data set has limited detail about CPUs, and we integrate this data set with more CPU features from the Intel Ark data set.

Data Preprocessing. The SPEC datasets contains a configuration (CPU, enabled core, thread count, memory size), the workload name, and performance (base runtime in seconds, which is the value to predict). We then fetch the detailed CPU specifications from the crawled Intel processor specifications based on the corresponding CPU processor number. Numerical inputs (e.g. L3 cache size, frequency, etc.) are kept numerical while categorical inputs (e.g. product type, microarchitecture, etc.) are integer encoded. We eliminate the duplicate entries first, then, we calculate the average runtime of the workloads with the same configuration. The runtime is then normalized between 0 and 1. Overall this results in around 50K training samples containing unique 286 Intel and 95 non-Intel CPUs with different configurations. We provide a detailed analysis of the data set in Appendix A. We train our model to predict the normalized performance on the SPEC CPU 2017 benchmark.

4 Experimental Evaluation

Taking inspiration from past work on language embeddings, we evaluate Silhouette by showing how it can enable transfer learning between different data sub-sets and tasks.

Experimental setup. We evaluate various configuration of the hyperparameters to find an optimal set: we train all models using RMSprop optimizer and L1 loss with 64 mini-batch size, 0.001 learning rate, and 0.9 momentum. We shuffle the training data before every training epoch and all weights are initialized by sampling from a normal distribution. Models are trained till they converge and all experiments are repeated ten times. We report the average Mean Absolute Error (MAE).

Transfer between different subsets of data. First, we show how Silhouette trained on one data set performs on other data sets. We look at three divisions of the SPEC CPU 2017 data set. We create these divisions based on three attributes: (i) product type (server, desktop, or workstation), (ii) type of benchmark (Rate, Speed, Int, or Float), and (iii) architecture type (Broadwell, Skylake, etc.). Each of these divisions contains the entire data set divided into subsets; every subset contains data samples corresponding to one value of the selected attributes. For instance, based on the 'product type' attribute, we divide the data into three subsets, each corresponding to one of the three product types: server, desktop, or workstation. Table 1a, Table 1b, and Table 1c in the Appendix shows how many subsets correspond to every division and the number of training samples in every subset. Table 2 list the details of data used during training and testing.

We train Silhouette separately on data corresponding to one of the attribute values and test its performance on data corresponding to the rest of the attributes. We report the Mean Absolute Error (MAE) for every attribute pair in Figure 1, 2, and 3. The x-axis indicates the data subset on which we train, and the y-axis indicates the data subset on which we test. Overall, we observe that across all these data subsets, Silhouette shows a high degree of transferability and achieves low MAE in the range of 0.02 to 0.7. For data subsets with high number of samples such as Server, Skylake, and Cascade Lake, we observe high accuracy (i.e., low MAE) whereas for subsets with less number of samples, we observe higher MAE.

Transfer from large to small data sets. In the next experiment, we show how Silhouette can be used to improve accuracy for data sets having a very low number of training samples. This property of Silhouette is particularly important since there is an assymtery of data set between different processors. We pick four subsets *s* of the SPEC CPU 2017 data: workstation (product type) and three Intel architecture types: Kaby Lake, Comet Lake, and Broadwell. These subsets have an order of magnitude less training samples compared to other subsets. We train and evaluate two prediction models: (i) w/o Silhouette and (ii) w/ Silhouette. In the first case, we train and evaluate a model using just the data samples corresponding to the subset *s*. In the second case, we replace the input to the model with Silhouette trained on the entire data set except *s*. We report the results in Figure 4. We observe that for these data sets, Silhouette leads to a considerable improvement in accuracy (lower MAE). The improvement is higher for Workstation and Comet Lake data subsets as they have significantly less number of training samples when compared with all other subsets in the data.



Figure 1: Mean absolute error across every pair of product type.





Figure 3: Mean absolute error across every pair of architecture type.



Training subset

0.017

0.13

0.055

speed

0.12

0.10

- 0.08

0.06

0.04

- 0.02

-0.00

0.059

0.056

0.059

rate




Figure 4: Silhouette improves accuracy for data sets with low number of samples.

Transfer from Intel to non-Intel CPUs. We now evaluate whether Silhouette trained on Intel processors can be used to predict the performance of Non-Intel processor. First, we remove the Intel-specific

rate

speed

ij

float

0.029

0.1

0.05

float

0.095

int

features (e.g., turb-boost, hyper-threading, etc.) from the original training data containing only Intel processors. We then train Silhouette on this data. To prepare the testing data, we select the 15 most frequent non-Intel processors in the SPEC data for different configurations (\sim 1000 testing data) and crawl the processors' specifications. The result of this experiment is presented in Figure 5. Note that, non-Intel processors and Intel processors have very different L3 cache designs, hence, in general, the non-Intel processors have a larger cache size (e.g., the average cache size for Intel and non-Intel processors are 27MB and 222MB respectively). We experiment both with and without L3 cache size for




Figure 5: Silhouette trained on Intel data set can improve prediction accuracy for non-Intel processors.

completeness. The results shows that (i) while Silhouette is trained on the Intel data set only, it can predict the performance of non-Intel processors with low MAE, and (ii) since the L3 cache values are quite different in Intel and non-Intel processors, this feature can be excluded for such a use case.

5 Conclusion

We present Silhouette, a performance-conscious learned embedding for CPUs. We show how we can use Silhouette to improve accuracy for transfer learning across data sets of different sizes and types.

Limitations and Future Work. The current study only considers the SPEC CPU 2017 data set, a fully-connected neural network, and a regression prediction task. There are opportunities to consider other data sets (including data sets generated from micro-architecture simulators), other models (sequence models, decision trees, etc.) and tasks (classification, clustering, design generation, etc.).

4

References

- Byung Hoon Ahn, Sean Kinzer, and Hadi Esmaeilzadeh. Glimpse: mathematical embedding of hardware specification for neural compilation. In *Proceedings of the 59th ACM/IEEE Design Automation Conference*, pages 1165–1170, 2022.
- Haochen Chen, Bryan Perozzi, Rami Al-Rfou, and Steven Skiena. A tutorial on network embeddings. *arXiv preprint arXiv:1808.02590*, 2018.
- Xi E Chen and Tor M Aamodt. Hybrid analytical modeling of pending cache hits, data prefetching, and mshrs. ACM Transactions on Architecture and Code Optimization (TACO), 8(3):1–28, 2011.
- Minyoung Huh, Pulkit Agrawal, and Alexei A Efros. What makes imagenet good for transfer learning? *arXiv preprint arXiv:1608.08614*, 2016.
- Hayeon Lee, Sewoong Lee, Song Chong, and Sung Ju Hwang. Hardware-adaptive efficient latency prediction for nas via meta-learning. *Advances in Neural Information Processing Systems*, 34: 27016–27028, 2021.
- Leonardo Lopez, Michael Guynn, and Meiliu Lu. Predicting computer performance based on hardware configuration using multiple neural networks. In 2018 17th IEEE International Conference on Machine Learning and Applications (ICMLA), pages 824–827. IEEE, 2018.
- Karan Singh, Engin Ipek, Sally A McKee, Bronis R de Supinski, Martin Schulz, and Rich Caruana. Predicting parallel application performance via machine learning approaches. *Concurrency and Computation: Practice and Experience*, 19(17):2219–2235, 2007.
- Sam Van den Steen, Sander De Pestel, Moncef Mechri, Stijn Eyerman, Trevor Carlson, David Black-Schaffer, Erik Hagersten, and Lieven Eeckhout. Micro-architecture independent analytical processor performance and power modeling. In 2015 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pages 32–41. IEEE, 2015.
- Shobha Vasudevan, Wenjie Jiang, David Bieber, Rishabh Singh, HAMID SHOJAEI, C. Richard Ho, and Charles Sutton. Learning semantic representations to verify hardware designs. In A. Beygelzimer, Y. Dauphin, P. Liang, and J. Wortman Vaughan, editors, *Advances in Neural Information Processing Systems*, 2021.
- Yu Wang, Victor Lee, Gu-Yeon Wei, and David Brooks. Predicting new workload or cpu performance by analyzing public datasets. *ACM Transactions on Architecture and Code Optimization (TACO)*, 15(4):1–21, 2019.

A Training Data set

Intel Processor Specifications. We collect the detailed Intel processor specification dataset from http://ark.intel.com where all the specifications of Intel's processors are publicly available. We wrote a crawler that collected 1500+ processors' specifications which include microarchitecture, product type, launch year, number of cores, frequency etc. Note that not all processors have the same set of features. In other words, different processors have different features depending on their nature and we found more than 120 different features across all the processors. However, some crucial features are common across all the processors. The common features that were eventually selected for the training are: microarchitecture, type, L3 cache size, instruction set architecture, memory type, channel count, ecc supported, base frequency, turbo frequency, turbo boost technology, total cores, total threads, hyperthreading, tdp, and release year.

SPEC CPU 2017. SPEC CPU 2017 focuses on compute-intensive performance, which means these benchmarks emphasize the performance of processor, memory and compilers. SPEC CPU includes 4 suits that focus on different types of compute-intensive performance consisting of both integer and floating point microbenchmarks. In total, SPEC has 43 microbenchmarks (23 belonging to floating points and 20 belonging to integer benchmarks). The benchmark reports the base run time and peak run time for a processor for a certain configuration. A CPU configuration is an SKU (Stock Keeping Unit) or a processor running at a certain frequency with a certain memory size and with a




Figure 6: (a) Distribution of Intel SKUs based on their microarchitecture and product type. (b) Floating point benchmarks are more diverse than integer point benchmarks.

certain number of enabled threads. A configuration (SKU, enabled core, thread count, memory size) determines a workload's performance. The benchmark also reports two other metrics: SPECspeed and SPECrate which we did not use for our evaluation.

After running SPEC CPU 2017, we found the performance numbers for 286 Intel processors (all released after 2015) and 95 non-Intel processors. Figure 6a presents the distribution of the processors

based on their microarchitecture and product type. The figure shows that most of the SKUs are of 'Server' type and a majority of the SKUs belong to Skylake and Cascade Lake microarchitecture. As for the benchmarks, we analyzed their mean and standard deviation across all processors and configurations. Figure 6b shows this analysis which reveals that in general, the floating point benchmarks are more diverse than the integer benchmarks. The performance trend of four representative benchmarks from 4 suits based on SKU release year is presented in Figure 7. The figure shows that in general the average run time is getting lower with newer SKUs and this trend remains true across all benchmarks.

43

speed

rate

workstation




Figure 7: Lower runtime for recent SKUs

Rocket Lake

Comet Lake Kaby Lake

to every product type		ery benchmark type		every Intel SKU		
	Product type	No. of samples	Benchmark type	No. of samples	Intel SKU	No. of samples
	server	53206	float	28612	Broadwell	465
	desktop	1253	int	25890	Skylake	17308

25320

29182

(a) Number of samples corresponding (b) Number of samples corresponding to ev- (c) Number of samples corresponding to

Broadwell465Skylake17308Coffee Lake4105Cascade Lake19871Cooper Lake2249Ice Lake8644

1401 43

416

Input	Details	Туре
Workload	Name of the workload	Categorical
Microarchitecture	Intel code names representing its microarchitecture	Categorical
Туре	Product Type (Server, Desktop, Workstation)	Categorical
L3 Cache Size	Size of last level cache	Numerical
Instruction Set Extensions	SSE or AVX or Both	Categorical
Memory Type	DDR3 or DDR4 or Both	Categorical
Memory Channel Count	Number of memory channels	Numerical
ECC Support	Whether ECC memory is supported	Binary
Base Frequency	Base Frequency	Numerical
Turbo Frequency	Turbo (Maximum) Frequency	Numerical
Turbo Boost Technology	Whether Turbo Boost Technology is supported	Binary
Total Cores	Number of cores	Numerical
Total Threads	Number of threads	Numerical
Hyper-Threading	Whether hyper-threading is supported	Binary
TDP	Thermal design power	Numerical
Year	Release year	Numerical
Enabled Cores	Cores enabled during benchmarking	Numerical
Thread Count	Thread count during benchmarking	Numerical
Memory Size	Host machine's memory size during benchmarking	Numerical

Table 2: We use 19 input features in our model that capture various aspects of the CPU configuration.